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1.1 Background and Motivation 
Biopotentials reflects the biochemical processes ongoing in living tissues [1]. The 
importance of understanding biopotentials lies in the fact that they can aid clinicians to 
diagnose diseases and bioengineers to study the communication between living cells. 
However, different biopotentials contain different frequency components with eak 
amplitudes. For example, Electrocardiography (ECG) has a frequency range from 0.05 
Hz to 100 Hz and an amplitude range from 1 mV to 5 mV; Electromyography (EMG) has 
a frequency range from 20 Hz to 2 KHz and an amplitude range from 1 mV to 10 mV; 
Extracellular Action Potential (EAP) has a frequency range from 0.1 Hz to 10 KHz and 
an amplitude range from 50 µV to 500µV [1;2]. As a result, amplifying and filtering 
circuitry is usually required before a useful biopotential is present for further s udy.  
Among these biopotentials, EAP is especially useful for neuroprosthetic studies [2]. 
By observing the neural spikes generated by neurons in the brain, one is abl to predict 
the instructions given by the brain intended for body actions. However, most of the neural 
spike energy falls in the frequency range from 300 Hz to 5 KHz while EAP contains the 
frequency components from 0.1 Hz up to 10 KHz. Hence, a filtering stage h s to be 
implemented to enhance the signals within the interested band and attenuate those outside 
the band. 
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Biopotentials can be amplified and recorded externally with external circuitry, or 
internally with internal or implanted circuitry. Implanted circuitry has the advantages 
over its external counterpart such as lower noise, smaller physical size and lower risk of 
infection of the body [2]. Due to the low frequency characteristics of the biopotentials, 
fully integrated, implantable filters with accordingly low cutoff frequencies have to be 
utilized to accomplish the internally filtering and recording tasks. Such low frequencies 
usually require very large capacitance and resistance, which take unacceptable chip area. 
As a result, alternative techniques such as gm-C and MOSFET-C methods have been 
utilized to implement these filters. 
As a popular technique to implement fully integrated filters, gm-C uses 
transconductors to replace resistors to realize the cutoff frequency [3]. In recent years 
transconductors with very small transconductance have been proposed by different 
research groups. These transconductors utilize attenuation, or such feedback technique as 
source degeneration to realize small transconductances with an extend d linear range [4-
6]. However, gm-C methods are probably not very area and power efficient because the 
area dedicated to a transconductor is comparable to that for an OTA, and a gm-C filter 
usually doesn’t provide a very high gain while performing the task of filtering. 
MOSFET-C filters are another solution for fully integrated applications. Historically, 
gate voltage controlled MOSFET’s operated in triode region have been used as pseudo-
resistors for a long time, and have been applied to neural signal recording applications by 
several research groups in recent years [7;8]. The advantages of using a MOSFET as a 
pseudo-resistor are that: 1) Very high resistance is achievable in a small area; and 2) The 
resistance is tunable. However, the disadvantage is also obvious, which is that when a 
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gate voltage-controlled MOSFET resistor is used, the resistance is vulnerable to process 
variations, and even to OTA output common mode voltage deviations when one side of
the pseudo-resistor is connected to the output of an OTA, especially when the MOSFET 
resistor is biased in the subthreshold region in order to achieve a very high resistance, in 
which case the resistance is exponentially dependent upon the bias voltages. Significant 
changes in the resistance can be induced by small process variations or output common 
mode voltage shifts. Hence tuning is usually required for voltage-controlled pseudo-
resistors to bring back the desired resistance value. In cases such a  implantable 
applications when tuning is impossible, gate voltage controlled pseudo-resisto s are not 
practical.  
An alternative way to bias the pseudo-resistor is to use “current biasing”. As it is 
easier to achieve predictable currents in today’s semiconductor processes than to achieve 
predictable voltages, it is easier to achieve predictable resistance by biasing a pseudo-
resistor with a current. In this work, we use current biasing technique to bias pseudo-
resistors in the subthreshold region. Test results show that current biased pseudo-resistors 
have more predictable resistance and are insensitive to the OTA output common mode 
voltage. Current biased pseudo-resistors are good candidates for implantable filter 
applications. 
1.2 Objective 
The objective of this project is to develop a tunable low power fully integrated 
bandpass filter for neural signal amplifications. The bandwidth of this filter is from 500 
Hz to 5 KHz, and the area should be as small as possible for implantable applications. 
The targeted power consumption is less than 2 µW for a gain of 40 dB. The lower cutoff 
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frequency is tunable from tens of Hz to hundreds of Hz. The filterwill be fabricated in 
both a half micron 3-metal 2-poly CMOS bulk process for a power supply of 5 V and a 
half micron silicon-on-sapphire (SOS) CMOS process for a power supply of 1.2 V. Test 
results will be given. 
A low power second order sigma-delta ADC modulator will be designed as the 
digitization circuit. The signal bandwidth for the modulator is 5 KHz and the resolution is 
10 bits. The power consumption is about 13 µW for a power supply of 1.2 V. The ADC 
will be simulated in a half micron SOS CMOS process. 
1.3 Organization 
Chapter I introduces the background, motivation and objective of this work. 
Chapter II is the literature review section, which reviews the techniques in gm-C and 
MOSFET-C filter design. Some of the circuits are also simulated to verify their 
performance. 
Chapter III discusses the design of a tunable low power full integrated filter which 
uses current biased pseudo-resistors. This section starts with the review of low current 
MOS transistor models which will be used in pseudo-resistor characterization and 
subthreshold filter design. The performance of current biased pseudo-resist r i  then 
analyzed in detail. This chapter analytically verifies that current biased pseudo-resistors 
are suitable for fully integrated biomedical applications. Layout issues concerning 
subthreshold circuit design are also addressed. The filters were designed and simulated in 
two CMOS processes: a half micron 3-metal 2-poly CMOS bulk process for the single 
ended filters and a half micron silicon-on-sapphire (SOS) CMOS process for the fully 
differential filters. Simulation results are given. 
 5
Chapter IV discusses the design of a 10-bit second order sigma-delta ADC. The 
OTA’s used in this ADC operate in the subthreshold region. Techniques for reducing 
harmonic distortion and OTA offsets are also discussed. Simulation results will be given. 
Chapter V gives the measurement results for the bandpass filters, and experimentally 
proves the analysis about the current biased pseudo-resistor in chapter III. 





REVIEW OF FULLY INTEGRATED CONTINUOUS-TIME FILTERS 
 
Analog filters can be divided into two categories: switched-capacitor filters and 
continuous time filters. In order to avoid aliasing, switched-capacitor filters must sample 
the input signal at frequencies higher than Nyquist frequency, which results in OTAs with 
higher gain-bandwidth-product (GBP) and hence higher power consumptions tha  
continuous time filters for the same signal bandwidth [3]. Considering the low power 
requirement for this project, continuous time filters are selected. 
This section reviews the techniques to implement continuous-time filters, some of 
which have been utilized to the neural amplifier of this project. 
2.1 Gm-C Filters 
A popular technique to implement fully integrated continuous time filters is gm-C 
filters. Gm-C filters use transconductors and capacitors as their key building blocks. 
Transconductors are actually voltage controlled current sources with a linear relationship 
between the input voltage and the output current. An additional requirement placed on 
gm-C filters for neural recording applications is a very small tr nsconductance since 
neural recording gm-C filters normally realizes very low cutoff frequencies. This section 
reviews some basic techniques and configurations to implement first order gm-C filters 
and to realize transconductance reduction and linearization. 
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2.1.1 First Order Gm-C Filters 
Fig. 2.1 illustrates a diode connected transconductor which is a building block for 
first order high-pass or low-pass gm-C filters [9]. Assuming the input voltage and the 






Z = .                                                          (2.1) 
Since the transconductor is a voltage controlled current source, the relationship between 
the input voltage (as showing in Fig. 2.1) and the output current is: 
inmout VgI −= .                                                      (2.2) 





= .                                                           (2.3) 
The advantage of this structure is that its gm is variable, i.e. it’s tunable. For fully 
integrated neural filters, when large resistance is not realizable by a real resistor, a 
transconductor with extremely small transconductance can be an alter ative. Techniques 
for minimizing the transconductance will be reviewed in section 2.1.2. 
Fig. 2.2 shows the structures of a first order lowpass filter (Fig. 2.2 (a)) and a first 
order highpass filter (Fig. 2.2 (b)) by replacing the real resistors with the diode connected 
transconductor mentioned above. The transfer function for both filters can be obtained 











= .                                                (2.4) 
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= .                                                 (2.5) 
 
Figure 2.1, A diode connected transconductor.  
Both filters in Fig. 2.2 filter the input signals without offering any gain (not very power 
and area efficient), however the cutoff frequencies are adjustable, and can be made very 
small without using large resistors. The positions of the poles for both cases are gm/C. 
Another disadvantage associated with these filters is that the transconductors introduce 
more noise than a single MOSFET pseudo-resistor. 
 
Figure 2.2, (a) Gm-C lowpass filter and (b) Gm-C highpass filter. 
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The structure showing in Fig. 2.2 (b) has been used for neural signal recording 
applications to realize an adjustable large time constant [2]. By cascading it after a high 
gain stage, its noise contribution can be ignored. 
2.1.2 Transconductance Linearization Techniques 
As mentioned above, transconductors are voltage controlled current sources with 
linear transconductance. Ordinary OTAs’ transconductance is not linear because it is a 
function of the overdrive voltages and the drain currents of the input transistors. In order 
to resolve this problem, different techniques have been proposed by different authors, 
such as source degeneration, bump linearization, nonlinear term cancellation and 
attenuation [10;11]. 
Fig. 2.3 shows two source degeneration schemes. Source degeneration is ctually 









,                                        (2.6) 
where gm is the transconductance of the input transistors. Each case in Fig. 2.3 has its 
advantages and disadvantages. Fig. 2.3(a) has a better noise performance than Fig. 2.3(b) 
because the noise generated by the current sink appears as common mode noise at the 
output, which is in contrast to the differential noise in Fig. 2.3 (b) [11]. However, the bias 
current flows through the resistors RS and reduces the input an output common mode 
ranges in Fig. 2.3 (a), which is in contrast to the circuit in Fig. 2.3 (b) where the bias 
current doesn’t flow through RS and the input and output common mode ranges are not 
reduced. Fig. 2.3 (b) is more suitable for low voltage applications, such as RFID chips. 
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The resistor RS can also be implemented by diode connected MOSFETs when a 
large value is required, as showing in Fig. 2.4(b). This is actually corresponding to the 
case in Fig. 2.3 (a) where the real resistors are replaced by active elements. In Fig. 2.4(b) 
the transistors M5 and M6 act as two degenerating resistors whose equivalent resistance is 







= .                                              (2.7) 
 
Figure 2.3, Source degeneration techniques. 
When a transistor is biased in the subthreshold region, its transconductance is 
proportional to its drain current, i.e. gm = ID/nUT [13]. In Fig. 2.4(b), M3, M4, M5 and M6 
all have the same transconductance because they are all biased in weak inversion region 






g = .                                                  (2.8) 
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It is interesting that the transconductance of a transistor in weak inversion region is 
not related to its geometry, so it is impossible to change the effective transconductance of 
M3 to M6 by altering their geometries. 
The simulation results of the transconductance of the transconductors in Fig. 2.4(a) 
and Fig. 2.4(b) are compared in Fig. 2.5 and Fig. 2.6  The simulation results were 
obtained from Cadence analog environment in a half micron three-metal two-poly CMOS 
process. The sizes of M1 to M4 are 4@6µm/6µm and the sizes of M5 and M6 are both 
2@6µm/6µm. All transistors are biased at 30 nA to guarantee a weak inversion operation. 
 
Figure 2.4, Transconductors biased in weak inversion region. 
Fig. 2.5 was obtained by fixing one of the inputs at the common mode voltage of 0 
V (with a power supply of ±2.5 V) while sweeping the other input from -600 mV to 600 
mV. It is observed that the linear range of the transconductance is expanded with a 
reduced magnitude. The effective transconductance of the transconductors in Fig. 2.4(a) 
and Fig. 2.4(b) is plotted in Fig. 2.6, labeled by gma and gmb respectively. It is found that 
the change of gmb is more gradual than gma, and the maximal value of gmb is one-half of 
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gma. For the same percentage error, gmb expands to a wider input voltage range. The 
disadvantages of this source degeneration technique are obvious: 1) the improvement in 
linearity is limited due to the different transconductance characteristic in weak inversion 
region and; 2) the two diode connected transistors reduce the input common mode range 
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I D3 I D4 I D1 I D2  
Figure 2.5, Drain currents of the input pairs M1 to M4 versus the input differential 
voltage before (a) and after (b) source degeneration. 
The circuits in Fig. 2.7 correspond to the case in Fig. 2.3(b) with active elements 
replacing the linear resistor. Czarnul et al and Krummenacher et al proposed the circuits 
in Fig. 2.7(a) and (b) with transistors biased in tr ode region [14;15], respectively; and 
Torrance et al proposed the circuit in Fig. 2.7(c) with transistors biased in saturation 
region [16]. The effective transconductance of the circuit in Fig. 2.7(a) is identical to that 
in Fig. 2.4(b). The transconductance in Fig. 2.7(a) is tunable by adjusting the gate voltage 
of M3 (VG3); however, the gate voltage has to be large enough to bias M3 in triode region 
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for better linearity. The disadvantages of the circuit in Fig. 2.7(a) are that: 1) it is 
sensitive to the common mode input voltage because VGS3 can be altered by changing its 
source voltage VS3 which is affected by the common mode input voltage [11] and; 2) it is 
sensitive to the offset voltage which is a result of device mismatches. The latter 
disadvantage makes it unsuitable for fully integrated applications. An improved version 
of Fig. 2.7(a) is shown in Fig. 2.7(b), in which case the gates of M3 and M4 are tied to the 
input terminal. This topology alleviates the first disadvantage mentioned above because 
the gate voltages of M3 and M4 track the input voltages. The effective transconductance is 
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Figure 2.6, The effective transconductance of the transconductors in Fig. 2.5. 
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The circuit in Fig. 2.7(c) use transistors in saturion to perform source degenerating, 
whose effective transconductance is also identical to (2.12). This circuit is not sensitive to 










(a) (b) (c)  
Figure 2.7, Active source degeneration. 
Silva-Martinez et al combined the circuits in Fig. 2.7(b) and Fig. 2.7(c) together to 
achieve better linearization performance and smaller transconductance [17], as showing 
in Fig. 2.8. 
Another linearization technique, called “bump-linearization” by the authors, was 
proposed by Sarpeshkar et al [5]. This circuit is from the “bump circuit” invented by 
Delbruck [10]. In this circuit, an additional current path consisting of M3 and M4 is 
introduced into the transconductor, as shown in Fig. 2.9. It is called “bump-linearization” 
because the current I3 reaches its maximum when V+ = V−, which is like a “bump shape”. 
The underlying principle is explained by the authors in [5] with the aid of (2.10) to (2.13), 









,                                               (2.10) 
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)( −+ −= ,                                                 (2.12) 
where w = W/L is the aspect ratio of the “bump transistors” M3 and M4, n is the 
subthreshold slope factor and UT is the thermal voltage. When w = 2 and hence β = 2, 









.                          (2.13) 
Attenuation techniques achieve linear range extension by attenuating the input 
signals. Attenuation can be achieved by using either passive elements (a voltage divider 
consisting of two linear resistors in series) or active elements (bulk driven transistors [18] 
or two transistors in series [19]). However, attenuation technique increases the input 
referred noise, which disqualifies this technique from being applied to neural signal 
recording applications when the noise performance is important. 
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Figure 2.9, Bump-linearization. 
Equation (2.13) indicates that the 2nd and 3rd order terms don’t exist and the 5th order term 
dominates the distortion, however, this term is small enough to be ignored. 
Wang and Guggenbuhl described a nonlinear term cancell tion technique in [20]. 
This technique uses two cross-coupled input pairs, one of which has an offset bias 
voltage VB, as showing in Fig. 2.10. Assuming all transistors are biased in the square law 














.                           (2.15) 
The output current, I1 – I2, is then given by: 
)(21 −+ −=− iiB VVVII β .                                             (2.16) 
This circuit requires that all transistors are in the square law region. When the circuit is 
biased in weak inversion region for low power applications, alternative topologies have 















Figure 2.10, A circuit implementation of nonlinear te m cancellation technique. 
 
Since MOSFETs biased in weak inversion region behave like bipolar junction 
transistors (BJTs), the transconductance linearization echniques developed for BJT 
circuits can be transplanted to MOSFET cases in weak inversion region. Fig. 2.11 shows 
a linearization technique using multiple input pairs with offset input voltages for BJT 
cases (Fig. 2.11 (a)) and MOSFET cases (Fig. 2.11 (b)) in weak inversion region. 
Calder and Tanimoto et al described this technique in [21] and [22] for BJT 
transconductors. When the offset voltage V1 is chosen properly, the combinational 
transconductance contributed by Q1 and Q3 (or Q2 and Q4) will be maximally linearized. 
When there are only two differential pairs in parallel (as in Fig. 2.11 (a)), the equivalent 
transconductance is given by taking the derivative of the differential currents with refer to 
the differential input voltages: 
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Figure 2.11, Transconductance linearization topologies using multiple differential pairs 




















= ,                                        (2.17) 
where 





























tanh 14334 .                                     (2.20) 
It is found that when V1 = 1.317 UT, the derivatives of G at Vin = 0 are zero to the highest 
order, which indicates a maximally linearized transconductance. A practical realization of 
the offset voltage V1 is achieved by setting the aspect ratio between th two input 
transistors ((W/L)1/(W/L)2) to be exp(V1/UT). In the case when exp(1.317) = 3.73, the ratio 
is set to 4. 
For MOSFETs in weak inversion region, the thermal voltage UT is replaced by nUT 
in (2.19) and (2.20) for the same results, where n is the subthreshold slope factor. A 
comparison for these two cases is given in Table 2.1. 
2.1.3 Simulation Result for a Gm-C Filter 
The first order high pass filter in Fig. 2.2 (b) was simulated with Cadence Virtuoso 
Analog Environment in a half micron three-metal two-poly CMOS process. The 
schematic of the transconductor used in this simulation is showing in Fig. 2.12, which is a 
modified version of the one described in [5]. The difference of this transconductor is that 
it doesn’t use bulk driven transistors to achieve transconductance linearization and 
attenuation as in [5], since bulk driven transistor a e not very well modeled by the 
simulator. The transconductor was biased in the subthreshold region with a bias current IB 
= 1.3 nA, and the capacitor in Fig. 2.2(b) was 2 pF.  The simulation result is showing in 
Fig. 2.13, in which the cutoff frequency is 480 Hz. The simulation result indicates that 
even though the transconductor is biased at a very low current, a relatively large capacitor 
is still required for low frequency applications. Given the fact that this filter doesn’t 
provide any gain, it is not an efficient way to implement low frequency filters. 
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TABLE 2.1, BJT AND MOSFET TRANSCONDUCTOR COMPARISON 
 BJT (Fig. 2.11 (a)) MOSFET (Fig. 2.11(b)) 
Transconductance 
































































































Figure 2.13, Frequency response of the gm-C high pass filter. 
2.2 MOSFET-C Filters 
MOSFET-C filters are an alternative to gm-C filters for realization of fully-
integrated continuous time filters. Due to their similarities to active-RC filters, filter 
theories about active-RC filters can be translated into MOSFET-C applications directly 
[3]. Since a MOSFET biased in triode region (called pseudo-resistor in this project) is a 
nonlinear resistor, linearization techniques have to be utilized to reduce output signal 
distortions. 
2.2.1 Equivalent Resistance 
Since MOSFET-C filters replace the linear resistors in RC filters with MOSFETs, it 
is necessary to study the equivalent resistance of a MOSFET in triode region. Nowadays 
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all the MOSFET-C filters use gate voltage controlled MOSFET’s as pseudo-resistors. If a 

















.                                (2.21) 
It’s clear that the equivalent resistance is not linear and its value depends upon the drain-
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CnI 020 exp2 µ .                              (2.24) 
Equation (2.23) shows that the equivalent resistance for a subthreshold MOSFET is a 
strong function of the gate bias voltage, the thresold voltage and the drain-to-source 
voltage due to the exponential relationships. There would be magnitudes of difference for 
the equivalent resistance across process corners. The effective resistance is defined for 



















.                                 (2.25) 
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 Since MOSFET pseudo-resistors are nonlinear, such te nique as nonlinear terms 
cancellation have to be implemented to extend the linear range of the pseudo resistors. 
One popular technique is to use fully differential opology to cancel out the even order 
terms. For pseudo-resistors biased in the subthreshold region, the equivalent resistance is 
exponentially dependent on the gate bias voltage and the threshold voltage which is hard 
to control, and alternative bias schemes have to beutilized to establish a more predictable 
resistance. 
2.2.2 MOSFET-C Linearization 
One technique for MOSFET-C linearization is to use fully differential circuits to 
cancel out higher order distortion terms. Fig. 2.15 shows two integrator circuits to 
implement this technique. Banu and Tsividis described the circuit that is able to cancel 
out all even order distortion terms [24], which is showing in Fig. 2.15(a); and Czarnul 
modified Banu and Tsividis’ circuit and proposed a circuit which is able to cancel out 
both even order and odd order distortion terms [25], as showing in Fig. 2.15(b). Their 
techniques are based on the drain current model for MOSFETs in the triode region 
introduced by Penney and Lau in [26]. 







21 ,                       (2.29) 
where ID1 and ID2 are the drain currents of the input pseudo-resistor . By expanding ID1 
and ID2 in a Taylor series with refer to VD (i.e. Vi+  and Vi-), and observing that Vi+  and Vi- 
are opposite in sign, all even order terms can be cancelled. 

























.                   (2.30) 
By using the model suggested by by Penney and Lau in [26], it is found that: 
))((2 2131 SiCCDD VVVVKII −−=− + ,                               (2.31) 
))((2 2142 SiCCDD VVVVKII −−−=− − .                              (2.32) 
And (2.30) can be expressed as: 






21 .                     (2.33) 







= .                                              (2.34) 
A fully differential neural amplifier front end was also described by Mollazadeh et 
al in [27], which is showing in Fig. 2.15. This circuit is based on Harrison’s capacitive 
coupling high-pass filter described in [28]. By using a fully differential topology, even 
order distortion terms introduced by the pseudo-resistor are cancelled out. The authors 
report a total harmonic distortion less than 1% while the input peak-to-peak voltage is 10 
mV and the gain is 39.6 dB. 
In this project, a fully-differential topology is also implemented to cancel out the 
even order distortion terms coming from the nonlinear pseudo-resistor which is biased in 
the weak inversion region. Chapter III details the design of a current-biased pseudo-
resistor and the techniques to improve its linearity. Table 2.2 summarizes the advantages 
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Figure 2.15, Fully differential neural filter. 
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TABLE 2.2, GM-C AND MOSFET-C FILTER COMPARISON 




2. Very small 
transconductance 
achievable – large time 
constant. 
1. Tunable; 
2. Large time constant, small 
area; 
3. High gain – power and 
area efficient, lower input 
referred noise; 
4. Simple structure – closely 
relative to active RC 
filters. 
Disadvantages 
1. Low gain – not power 
and area efficient, high 
input referred noise; 





2. Vulnerable to process 








TUNABLE LOW-POWER FULL INTEGRATED FILTER DESIGN 
3.1 Review of Low Current MOSFET Model 
The low current, weak inversion model proposed by Enz and Vittoz [13] is used in 
this project for circuit modeling. This section briefly reviews this model as it sets the 
fundamentals of this project. 
When MOSFETs are biased in weak inversion region, the current is mainly due to 
diffusion mechanism, as opposed to the strong inversion case where drift current 
dominates. The advantage of this model is that it provides a smooth transition from triode 
region to saturation region, i.e. the same drain current expression can be used in either 





















































II 00 exp . IF and IR are called “forward current” and “reverse 
























II exp .                                                    (3.3) 
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In this model, the authors refer all the voltages to the substrate, and VT0, VS and VD are the  
threshold voltage, the source voltage and the drain voltage respectively. VP and IS are 




0−= , and IS is expressed as: 





C ⋅⋅= µβ .                                                      (3.5) 
The specific current IS can be compared to the drain current to determine if the device is 
biased in strong inversion (for ID > IS) or weak inversion (for ID < IS). By factoring out the 









































II exp1exp1 .               (3.6) 
Equation (3.6) suggests two important operation modes which are useful in this project: 
the saturation mode and the conduction mode. 
The transistor can be considered to be saturated if VD – VS > 5UT in which case 
[ ] %33.99/)(exp1 >−−− TUSVDV . The last exponential term can be ignored and the drain 
current is independent of the drain voltage VD. Increasing VD – VS increases the accuracy 
of the drain current. In this case the transistor can be modeled as a current source which is 
use in OTA design. 
Another case is when VD – VS is small (< 5 UT) and the drain current is strongly 
dependant upon the drain voltage VD. Under such a circumstance the transistor is 
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modeled as a pseudo-resistor. The current-biased psudo-resistor in this project is 
intended to be operated in such conduction mode. 
The authors of [13] also introduce the concept of “inversion factor” (or “ inversion 
coefficient”) which is defined by normalizing the forward current to the specific current 
IS: 
SFf IIi /= .                                                   (3.10) 
The purpose of introducing inversion factor is to determine the bias condition of the 
transistors. By looking into the inversion factor, ne is able to know if the transistor is 
biased in weak inversion region (i f << 1), moderate inversion region (i f = 1) or strong 
inversion region (i f >> 1). 
The expression of gate transconductance in weak inversion is very different from 
that in strong inversion region, as can be obtained by taking the derivative of ID with 












= .                                                  (3.11) 
Equation (3.11) suggests that the transconductance is independent of the geometry of the 
transistor, as long as it’s safely in weak inversion region. This expression will be used to 
calculate the bias currents for the subthreshold OTAs in the following sections. 
By normalizing the transconductance of a transistor in saturation (in all operation 
regions including strong inversion, moderate inversion and weak inversion) to its value 
in weak inversion, one is able to obtain the relationship between the normalized 
transconductance and the inversion factor, as showing in (3.12) and Fig. 3.1. Notice that 


















)( .                              (3.12) 
In (3.12) and Fig. 3.1, G(if) ∝ gm/ID, and it shows that gm/ID value decreases as the 
bias point is moving from weak inversion region to strong inversion region, and it 
approaches its maximum value in weak inversion, in other words, transistors biased in 



















Figure 3.1, Transconductance from weak to strong inversion. 
3.2 Filter Configurations - Inverting and None-inverting 
Fig. 3.2 shows two different configurations associated with filters in negative 
feedback networks – the inverting configuration and the non-inverting configuration. 
Both configurations are voltage-voltage (series-shunt) feedback. Assuming the second 
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pole (the first non-dominant pole) of the OTA is far away from the dominant pole, the 













(a) (b)  
Figure 3.2, Inverting configuration (a) and non-inverting configuration (b). 












,                                                  (3.13) 
of vsAv =− )( .                                                      (3.14) 
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)( where A is the DC gain, τω /13 =dB  is the 3-dB bandwidth and 
GBPOTA = A/τ is the gain-bandwidth product of the OTA. Substituting the transfer 
































  .                           (3.16) 
For the non-inverting configuration in Fig. 3.2 (b): 







= ,                                                             (3.18) 




























= .                (3.19) 
If both ZI and ZF are resistors (RI and RF), i.e. not frequency dependent, the 
configurations showing in Fig. 3.2 (a) and (b) both have one pole and their 3-dB 





































.                                        (3.21) 
And the closed-loop gains for both configurations are given by (3.22) (inverting) 
































.                               (3.23) 
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Synthesizing the results from (3.20) to (3.23), the gain-bandwidth-products of the 
inverting configuration (GBPinv) and the non-inverting configuration (GBPnon-inv) are 





















,             (3.24) 
amp-op3invnon GBPGBP === −−− τ
A
sA noninvdBnoninvCL .                               (3.25) 
Equations (3.24) and (3.25) reveal the fact that inverting configuration has a reduced 
GBP (by the factor of ACL-inv/(1+ACL-inv)) as compared to the non-inverting case, if they 
both use the same OTA. 
In this project, the design of the neural amplifier filter is based on the capacitive 
coupling topology proposed by Harrison in [28], which s an inverting configuration as in 
Fig. 3.2 (a), with ZI replaced by a capacitor and ZF replaced by a parallel combination of 
a resistor and a capacitor, as shown in Fig. 3.3 (a). H rrison et al use a “MOS-bipolar 
pseudo-resistor” as R2. 
The transfer function of the configuration in Fig. 3 3 (a) can be obtained by 
substituting the corresponding circuit components for ZI and ZF in (3-16), or uses the 
small signal model in Fig. 3.3 (b). For the small signal model in Fig. 3.3 (b), the 
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= ,   (3.28) 
where G2 = 1/R2 and go = 1/ro. 
The numerator reveals that the system consists of two zeros, s01 = 0 and s02 = (gm – 
G2)/C2 where s02 is at a relatively high frequency. 
Observing that gm > go and go > G2, the denominator can be simplified and the 













gsCLCgsCLCCLCCCs .               (3.29) 










−= ,                  (3.31) 
where K = C1/C2 is the closed-loop gain of the filter. 
 
Figure 3.3, Capacitive coupling amplifier filter (a) nd its small signal model (b). 
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From the locations of the zeros and poles, it is obvious that the configuration 
showing in Fig. 3.3 (a) is a band-pass filter whose l wer cutoff frequency is set by s1 and 
upper cutoff frequency is set by s2. The topology showing in Fig. 3.3 (a) is actually  high 
pass configuration if the OTA has an infinite bandwidth; however, the limited bandwidth 
of a practical OTA makes it a bandpass filter. If R2 = 1.59 GΩ and C2 = 200 fF, the lower 
cutoff frequency can be calculated to be 500.5 Hz. 
















mKg ,      (3.32) 
which is consistent with the conclusion from (3.24) If Cgs is large enough to be 
comparable with C2 or even CL, the gain bandwidth product is degenerated. 
3.3 Subthreshold OTA Design 
As discussed in section 3.1, transistors biased in weak inversion region have a high 
gm/ID value and hence are suitable for low power applications due to its power efficiency. 
In this work, all the OTAs are biased in weak inversion or moderate inversion region due 
to the strict power budget in this project. 
Assuming the application bandwidth of the filter is BW, and the closed-loop gain of 
the filter is ACL, the gain-bandwidth-product of the neural filter (GBPfilter) is defined as: 
BWGBPfilter ⋅= CLA .                                                  (3.33) 
And the relationship between the gain-bandwidth-product of the OTA (GBPOTA) and the 
gain-bandwidth-product of the filter in an inverting configuration is expressed in (3.24).  
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GBPOTA = ,                                                 (3.34) 






g =  and the biased current is found to be: 
OTAGBP2 ⋅⋅⋅⋅= LeffTD CUnI π .                                     (3.35) 
Or in terms of the application bandwidth: 
BW)1(2 ⋅+⋅⋅⋅⋅= CLLeffTD ACUnI π .                               (3.36) 
Equation (3.36) can be used to estimate the bias current for the OTA. Equations (3.35) 
and (3.36) also indicate that the gain-bandwidth-product of an OTA or a filter in weak 
inversion region is limited due to its very small bias current (ID) in subthreshold region. It 
is also interesting to notice that the transconductance is independent of device geometry 
in weak inversion region. However, the length of the ransistor is limited by the transition 





= .                                                         (3.37) 






≅ ,                                                            (3.38) 
and hence its self-gain (dc gain) is: 
λTnU
1
A vo = .                                                       (3.39) 
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SR .                                (3.40) 
Equation (3.40) assumes an OTA with differential inputs whose tail current is ISS. 
3.4 Voltage Biased Pseudo-Resistor and Current Biased P eudo-Resistor 
For the capacitive coupling topology in Fig. 3.3 (a), if the linear resistor is replaced 
by the “MOS-bipolar pseudo-resistor” described in [28], the lower cutoff frequency is 
below 1 Hz due to the very high resistance of this type of pseudo-resistor. As discussed in 
chapter I, the lower cutoff frequencies for some neural signals could be in the range of 
tens of hertz or hundreds of hertz, and a pseudo-resistor biased in weak inversion region 
or moderate inversion region could be used to achieve desired cutoff frequencies. An 
additional benefit from a pseudo-resistor biased by external signals (either a bias voltage 
or a bias current) lies in its tunability.  
Fig. 3.4 shows two different bias schemes to bias up the pseudo-resistor – gate 
voltage biasing and current biasing. In the voltage bias scheme, some researchers replace 
a single n-FET or a single p-FET by a series combinatio  of an n-FET and a p-FET for a 
better linearity [7;8].  
The disadvantage of the gate voltage biased pseudo-resistor is that its effective 
resistance is hard to control. As discussed in chapter 2, assuming the drain-to-source 
voltage equals zero, the effective resistance is inversely proportional to its overdrive 
voltage ( ( ) 1−−∝ tGSeff VVr ) in strong inversion region and exponentially dependent on its 
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r ). Due to process 
variation, the threshold voltage Vt will change across process corners and the output 
common mode voltage VB will also change due to the OTA offset. As a result, the gate 
voltage has to be tuned accordingly to achieve the desired effective resistance. The 
situation becomes even worse when the pseudo-resistor is pushed into weak inversion 































Figure 3.4, Voltage biasing method (a) and current biasing method (b). 
Now consider the current bias method in Fig. 3.4 (b). The diode connected transistor 
MB supports the bias voltage for MR, and the bias voltage is established by the current IB. 
If IB is constant, the gate-to-source voltages (VGB) for MB and MR are both constants. The 
gate-to-source voltage of the pseudo-resistor is also independent of the output common 
voltage of the OTA. If the output common mode voltage (VB) shifts up or down, the gate 
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voltage (VG) follows it to maintain a constant gate-to-source voltage. This means that the 
effective resistance is not affected by the OTA offset or the output common mode voltage 
shift. The following sections will give a more detailed discussion of the characteristics of 
the current bias pseudo-resistor, and it will be shown that the effective resistance is 
independent of the gate bias voltage and the accuray of the effective resistance is 
significantly improved. 
3.5 Characterization of Current Biased Pseudo-Resistor 
Current biased pseudo-resistors operated in the subthreshold region were first 
introduced in [30] for the calculation of harmonic mean. In this work, we introduce the 
idea of current biased pseudo-resistor into the design of MOSFET-C filters. This section 
details the linearity of the pseudo-resistor, the frequency response of the pseudo-resistor 
bias and the noise of the pseudo-resistor. 
3.5.1 Linearity 
Unlike a real resistor, pseudo-resistors are highly nonlinear and their equivalent 
resistance depend upon their drain-to-source voltages VDS. This may be the worst 
disadvantage associated with pseudo-resistors. The test setup in Fig. 3.5 simulates the 
dependence of the equivalent resistance on VDS for a current biased pseudo-resistor. In this 
simulation a constant current IB is injected into the diode connected transistor MB and the 
drain voltage of MR (Vdc) is swept from -100 mV to 100 mV to observe the change of its 
drain current ID. As illustrated in Fig. 3.6, the drain current of MR (ID) changes 
significantly with Vdc. ID can also be changed by IB. The simulation result is obtained for 
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two different bias currents (IB = 23 pA and IB = 46 pA) and the transistors are sized at W/L
= 4 μm / 6 μm. 
Pseudo-resistor nonlinearity introduces harmonic distortions into the filter and special 
techniques have to be implemented to reduce the effect of nonlinearity. The equivalent 
resistance as a function of the drain-to-source voltage is plotted in Fig. 3.7. 
 























IB=23pA (A) IB=46pA (A)  
Figure 3.6, ID vs. Vdc plots for different bias currents IB. 
 41
Fig. 3.7 shows that the equivalent resistance of a pseudo-resistor is a strong function 
of the drain-to-source voltage; however, if a pseudo-resistor is introduced into a system 
such as a MOSFET-C filter, its linearity has to be studied with the rest parts of the system. 
Studying the linearity of a pseudo-resistor in a system yields a more meaningful result. 
Consider Fig. 3.8 where a single ended high-pass filter is compared to a fully differential 
high-pass filter. The advantage of a fully differential configuration over its single ended 




























IB = 23 pA IB = 46 pA  
Figure 3.7, Equivalent resistance vs. drain voltage plots for different bias currents IB. 
In Fig. 3.8, the bias current IB is not actually mirrored by MR because there is no DC 
current flowing into MR. Small signal resistance is derived from the large signal bias 
current, hence, an imaginary current ID is assumed to be flowing into MR. For a large time 
constant, MB and MR are both biased in the weak inversion region where MB is in forward 
saturation mode ( TBG UVV 5>− ) and MR is in conductance mode (subthreshold triode 
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region, VA ≈ VB). According to the model introduced in (3.1), their drain currents can be 









−+= ,                                     (3.42) 
where n is the subthreshold slope parameter and UT is the thermal voltage. 
 
Figure 3.8 High-pass filters with current biased pseudo-resistors: (a) Single ended 
configuration, (b) Fully differential configuration. 
Pseudo-resistor nonlinearities can be analyzed in aTaylor series which shows all 
harmonic distortion terms [24]. In order to watch all the higher order terms of ID, (3.41) is 
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I ,                              (3.47) 
where SB and SR are the aspect ratios (W/L) of MB and MR, respectively. The effective 





R = ,                                                       (3.48) 
and higher order terms represents harmonic distortions. Substitute (3.48) into (3.47), ID 

















I ,                        (3.49) 
 44
Equation (3.48) removes the exponential dependence between the effective resistance 
and the gate bias voltage; instead, it introduces an inverse proportional dependence 
between the effective resistance and the bias current IB. Inverse proportion is a weaker 
function and the effective resistance is less affected by the external bias conditions. Now 
its accuracy is set by the matching between MR and MB, the accuracy of IB, and the 
accuracy of the temperature. The bias current IB, which is usually generated by a beta-
multiplier reference circuit, normally has a 20% error across process corners. This error 
comes from the deviation of the resistor used in the beta-multiplier circuit. As the chips 
will be implanted in animal bodies, temperature deviations can be ignored. The generation 
of the bias current IB will be discussed later. 
In order to find the effect of the pseudo-resistor n nlinearity on the output voltage of 
the filter, an ideal OTA is introduced to simplify the problem, as illustrated in Fig. 3.9. An 
ideal OTA has such characteristics as infinite open loop gain, infinite input impedance and 
virtual ground inputs. With an ideal OTA, the following current and voltage relationships 
can be found in Fig. 3.9: 
qCC III Re21 += ,                                                  (3.50) 
11 sCVI inC = ,                                                      (3.51) 
22 sCVI outC −= .                                                   (3.52) 
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 is the ideal output voltage when a linear feedback 
resistor is used. The ratios between a higher order term and the ideal output voltage give 
the percentage distortion of the output signal. When the distortion is small, idealoo VV ,≈  
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Equations (3.56) and (3.57) show that the distortion is a function of both the frequency 
and the output signal swing. The distortions are lower at higher frequencies and lower 
output swings.  
∞
 
Figure 3.9, Simplified high pass filter model. 
The fact that higher frequencies yield lower distortion is mainly due to the current 
path formed by the parallel combination of the capaitor and the pseudo-resistor. At higher 
frequencies, more current passes through the linear capacitor instead of the nonlinear 
pseudo-resistor and the contribution of the pseudo-resistor nonlinearity to the output 
voltage is lower. 
The fact that higher output signal swings yield higher distortions indicate that the 
filter can only handle small signal filtering for a reasonable distortion. 
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For the neural signal filter with a passband from 500 Hz to 5 KHz (which is the 
frequency range for extracellular action potential spikes), the distortion can be estimated at 
the center frequency of 1.58 KHz. Assuming n = 1.4 for a typical case and UT = 26 mV at 
room temperature, if the distortion is required to be 1%, the output voltage Vout is found to 
be 4 mV for the second order distortion and 18.62 mV for the third order distortion. 
Observing that the output swing is Vout_max – Vout_min, it is found to be 8 mV for the single 
ended configuration in Fig. 3.8(a); also noticing that a fully-differential circuit is able to 
cancel out all the even order distortion terms, the output swing is found to be 74.5 mV for 
the fully differential configuration in Fig. 3.8(b). Since the amplitude of extracellular 
neural action potential spikes is usually less than 500 µV before amplification [2], and 50 
mV after a 40 dB amplification, a 74.5 mV output swing is usually enough for most 
applications. 
3.5.2 Tunability 
The equivalent resistance showing in (3.48) is a function of IB, which indicates that 
it is tunable by varying the bias current IB. Observing that the lower cutoff frequency fL = 
1/ (2πReqC2), and using the expression in (3.48), the lower cutoff frequencies of the 







= .                                                  (3.58) 
Equation (3.58) shows that the lower cutoff frequency is linearly proportional to the 
bias current. It is also a function of SR / SB and UT, indicating that for an accurate cutoff 
frequency, MR and MB have to be well matched and the temperature has to be stable. 
Matching MR and MB can be achieved by a proper layout scheme such as bre king each 
 48
of them into several fingers and using common-centroid layout pattern. A stable 
temperature is easily available since for an implantable application, the chips are 
implanted in the body of an animal whose temperature is usually stable. 
3.5.3 Frequency Response of the Pseudo-Resistor Bias 
The above analysis assumes that VGB is a constant, however in practical cases it is a 
function of the frequency. In the case when VGB changes with frequency, additional 
distortions will be introduced into the circuit. Inorder for VGB to be a constant, the gain 
from VB to VG has to be unity with zero degree phase shift. Fig.3.10 is a small signal 
model of the configuration in Fig. 3.8 (a). 











































Figure 3.10, The small signal model for Fig. 3.8 (a).
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The transfer function contains a left half-plane (LHP) pole and a LHP zero: 
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Gain for IB = 23 pA, SB/SR = 1 Phase for IB = 23 pA, SB/SR = 1
Gain for IB = 937 pA, SB/SR = 40 Phase for IB = 937 pA, SB/SR = 40
 
Figure 3.11, Frequency response of the pseudo-resistor b as – gain and phase margin. 
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Fig. 3.11 verifies the fact that the transfer function consists of a LHP pole and a LHP zero. 
Equations (3.60) and (3.61) indicate that the bias current IB (and hence gm,MB) has to be 
large enough to push the pole and the zero out of the application band. Equation (3.59) 
indicates that the gain is a little lower that unity but the simulation result shows that the 
gain is slightly higher that unity at low frequencies, this inconsistency may be due to the 
approximation made in deriving (3.59). 
3.5.4 Noise Analysis of the Pseudo-Resistor 
Observing that the feedback network in Fig. 3.8 is a parallel combination of the 
feedback capacitor C2 and the feedback pseudo-resistor MR, the noise contributed by the 
pseudo-resistor could be predicted to be “kT over C” noise.  







= .                                                  (3.62) 
















,                                   (3.63) 
where gms is the source conductance. Observing that MB and MR have the same VG and VS, 






I = .                                             (3.64) 
And for MB which is in forward saturation mode: 
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FBB II = .                                                (3.65) 





G = .                                             (3.66) 
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Equation (3.67) verifies that the thermal noise of the feedback network consisting of C2





, most of its power is outside the application band. 
The flicker noise (1/f noise) is still not well understood, and it is modeled as a voltage 






2 ,                                                  (3.68) 
where K is a constant varying from process to process, W, L and Cox are the transistor 
width, length and gate capacitance per unit area. 1/f noise only occurs when a DC current 
is flowing in the device. The pseudo-resistors in Fig. 3.8 don’t carry any DC current and 
hence their 1/f noise is zero. 
3.6 Noise Analysis of the Neural Filter 
The input-referred noise of the neural filter is contributed both by the pseudo-resistor 
and the OTA. Since the noise from the pseudo-resistor can be divided by the gain of the 
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filter, the total noise of the filter is mainly due to the OTA. The OTA used in this project is 
a folded cascode OTA as shown in Fig. 3.12. 
The noise of the OTA mainly comes from M2, M3, M4, M5, M10 and M11. 
Assuming the OTA is actually biased in the weak inversion region, the spectral density of 
the thermal noise current can be expressed as [13]: 
md nkTgfI 2)(
2 = ,                                                 (3.69) 















































g = for transistors operating in the subthreshold region, the relationships 
between gm2, gm4 and gm10 can be found to be 2gm2 = 2gm4 = gm10 and (3.70) can be further 
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filterni .      (3.78) 
Equation (3.78) reveals the fact that: 1) Increasing the ratio C1/C2 reduces the input 
referred noise; 2) Increasing the transconductance (her  it is gm2) of the input pairs reduces 
the input referred noise; 3) 1/f noise dominates in the low frequency range and increasing 
the device sizes helps reducing 1/f noise; 4) Increasing the size of the input pair also 
increases the gate capacitance Cgs, which leads to an increase in the input referred noise of 








Figure 3.13, Noise model for a capacitive coupling f lter.  
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3.7 Bias Current Generation 
Beta-multiplier reference circuits are widely used for reference current generation in 
CMOS process due to their good immunity to power supply deviations [34]. As shown in 
Fig. 3.14, β2 are usually K times larger than β1 so that it is called a beta-multiplier circuit. 
Beta-multiplier circuits can work in both strong inversion region and weak inversion 
region. 
Fig. 3.14 is a standard beta-multiplier reference circuit which will be used to explain 
its operational principle. This circuit can be modified to satisfy more advanced 
applications. 
In strong inversion region, the following relationship can be found [34]: 
RIVV refGSGS += 21 .                                                (3.79) 
 
 


























,                                           (3.80) 
which is independent of the supply voltage Vdd. It can be shown that the 
transconductance gm is also proportional to 1/R which is not a function of the MOSFET 
process shifts (constant gm). 
For small currents the circuit can be operated in weak inversion region and the EKV 
model can be used to analyze it [35].  
In weak inversion region, the EKV model models the drain current (the reference 
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Interestingly, in weak inversion region the referenc  current is independent of the supply 
voltage, the MOSFET process parameter (µCox) and the geometry of the devices. The 
reference current is set by the beta ratio between M1 and M2, the resistance in the source 
and the temperature. Knowing that in weak inversion region, gm = ID / nUT, gm is also 
proportional 1/R and we still get a constant gm which is independent of the MOSFET 
process shifts. 
Beta-multiplier circuits biased in weak inversion region are used in this project for 
low power consumptions and large time constant applications. Remember that in (3.58) 
the cutoff frequency is proportional to the bias current for the pseudo-resistor and small 
current is required for low frequencies. In this work the bias current for the pseudo-
resistor is obtained by mirroring down the reference current from the beta-multiplier 
circuit through several current mirror stages. 
3.8 Layout Issues 
The layout of an integrated circuit is critical to i s performance. However, one has to 
recognize the fact that it is more challenging to match the drain currents of a pair of 
MOSFETs inside a current mirror in weak inversion region. 
In strong inversion region where the drain current is proportional to the square of the 











,                                                        (3.86) 
where Veff = VGS – Vt is the overdrive voltage. 
However, in weak inversion region, the drain current depends on the gate-to-source 












.                                                         (3.87) 
In most applications, Veff > 2nUT (100 mV), which suggests that for the same 
threshold voltage mismatch (∆Vt), current mirrors in weak inversion region are expecting 
higher drain current mismatches than those in strong inversion regions.  
In order to achieve better matching, one has to use larger devices and arrange the 
layout of the current mirror properly. Lakshmikumar et al models the mismatch of the 






S = ,                                                  (3.88) 
where SVt is the standard deviation of the threshold voltage mismatch and CVt is a 
constant. Equation (3.88) suggests larger devices for better matching. 
Factors that induce mismatches include oxide thickness gradients, polysilicon etch 
rate variations, tilted implants, etc [39]. Common-centroid layout is an effective way to 
reduce gradient-induced mismatches, given that the gradient is linear over distance. This 
is achieved by aligning the centroids of two devices. In order to do common-centroid 
layouts, the transistors have to be firstly divided into identical smaller elements, called 
fingers, and then placed in such an array that the centroids of these two devices coincide. 
Fig. 3.15 shows the one-dimensional and two-dimensional common-centroid used in this 
project.  
Fig. 3.15 (a) is a one dimensional common-centroid scheme used in this project to 
lay out current sources, while Fig. 3.15 (b) is a two-dimensional common-centroid 
scheme used in this project to lay out current sources with a large number of fingers and 
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the input pairs of the OTAs. Dummy transistors (shorted transistors) are also placed 
beside the arrays to compensate for polysilicon etch rate variations. 
Besides the common-centroid layout technique, matched transistors are also oriented 
in the same direction (both horizontally or vertically oriented) to reduce orientation-
dependent factors that will affect matching. They are lso arranged in such a way that the 
amount of right-oriented fingers equal the amount of left-oriented fingers. 




Figure 3.15, Common-centroid layouts used in this project. 
3.9 Single-Ended Configuration in a Half-Micron CMOS Bulk Process 
The neural filters with the proposed current biased pseudo-resistor are designed and 
fabricated in two processes: a 0.5 micron CMOS process and a 0.5 micron silicon-on-
sapphire CMOS process. This section discusses the filters designed in the former process 
and those designed in the latter will be discussed in the next section. 
The 0.5 micron CMOS process has a power supply of 5 volts and this will be the 
power supply for our neural amplifier. A single stage single-ended folded-cascode OTA 
as shown in Fig. 3.12 will be used in this work. One favorable advantage of folded-
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cascode is that its input common mode range is independent of it output voltage [40]. 
When the OTA is biased in weak inversion region, it is able to give a 4.48 V peak-to-
peak output swing. 
Three different neural filters were fabricated in this work. They are: 1) filter A, the 
neural filter with a closed-loop gain of 10 V/V and SB/SR = 1; 2) filter B, the neural filter 
with a closed-loop gain of 10 V/V and SB/SR = 40; 3) filter C, the neural filter with a 
closed-loop gain of 35 V/V and SB/SR = 1. Following the design procedures discussed in 
section 3.3, the OTA for the 10 V/V closed-loop gain filter is biased at 60 nA (ISS) and 
the OTA for the 35 V/V closed-loop gain filter is biased at 187 nA. P-type input pairs are 
used for the OTAs because they have lower 1/f noise. A  the OTAs are biased in weak 
inversion region, relatively large transistors are used in the OTAs for better matching, 
and the length for the devices is 6 µm. 
Fig. 3.16 shows the current biased pseudo-resistors for SB/SR = 1 and SB/SR = 40, the 
layout of the latter is also shown in the figure. 
The layout showing in Fig. 3.16 includes 14 fingers in two rows. The grey ones 
represent the diode connected transistor (4 W/L) and the white ones represent the pseudo 
resistor. The grey ones are connected in parallel and the white ones in series to achieve a 
40:1 ratio. 
The bias current IB is generated by the same beta multiplier reference cir uit as the 
OTA and mirrored down by several stages of current mirrors. Fig. 3.17 shows the current 
mirror with a 60 nA input current and a 23 pA output c rrent. 
The capacitors used in this process are poly-poly capa itors which are able to 
achieve relatively high capacitance in a reasonable rea. Since the bottom plate has a 
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higher parasitic capacitance, it is connected to the output of the OTA for a more accurate 
closed-loop gain. The capacitors C1 and C2 are matched to each other in a common-
centroid array. 
Fig. 3.18 shows the simulation result of the frequency responses of the three 
different filters mentioned above. It is shown that the lower cutoff frequency around 500 
Hz is achieved with the proposed pseudo resistor.  
 
Figure 3.16, Current biased pseudo-resistors for SB/SR = 1 (left) and SB/SR = 40 (right). 
 
Figure 3.17, Current mirror stages to mirror down the current. 
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Fig. 3.19 is the frequency responses for different bias currents IB. The bias current IB 
is obtained by injecting a reference current which is 64 times larger than the bias circuit 
and the current is mirrored down by a 64:1 current mirror. The simulation result in Fig. 
3.19 verifies the tunability of the pseudo-resistor. 
The simulation result in Fig. 3.19 verifies the way of tuning the lower cutoff 
frequency by varying the current in the beta-multiplier reference circuit. Varying the 
current in the beta-multiplier circuit can be done by varying the value of the resistor. 
Assuming the beta-multiplier reference circuit is based in weak inversion region, it can 
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where m is the mirroring ratio of the on-chip mirror, whic is 64 in this case. Table 3.1 
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Figure 3.19, frequency responses for the filter with SB/SR = 40 for different IB. 
Fig. 3.20 is the simulation result for different common mode voltage VCM, as 
showing in Fig. 3.8 (a). It shows that the cutoff frequency is rarely affected by the output 
common mode voltage. 
The input referred noise is very important for a neural filter due to the weak 
amplitude of the neural signal. Fig. 3.21 is the simulation result for the output noise and 
the input referred noise of filter A (10 V/V gain) and filter C (35 V/V gain). By 
integrating under the curve from 175 Hz to 10 KHz, it is found that the input referred 
noise is 47.52 µVrms for filter A and 21.58µVrms for filter C. Filter C has lower noise 
because it is biased at a higher current and the thermal noise of the OTA is lower. Since 
neural spikes usually have an amplitude range from 50 to 500 µV, filter A is probably too 
noisy and filter C are more practical at the expense of higher power consumption. Indeed, 
noise performance is improved at the expense of higher power consumption and one has 
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Figure 3.20, Frequency responses with different comm n mode voltages for the filter 































Filter A, Output Noise Filter A, Input Referred Noise
Filter C, Output Noise Filter C, Input Referred Noise  
Figure 3.21, Input and output noise spectrum densiti s for filter A and filter C. 
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TABLE 3.1, CUTOFF FREQUENCIES AT DIFFERENT IB 
IB (pA) 15.6 31.3 46.9 117 234 
fL (Hz) 65m 7 15 55 117 
IB (pA) 469 937 1250 1563 1875 
fL (Hz) 237 456 594 714 814 
3.10 Fully Differential Configuration in a Half-Micron SOS CMOS Process 
The neural filters designed in a half-micron SOS CMOS process use folded-cascode 
fully differential OTAs. The advantages of using a fully differential configuration are 
that: 1) it gets rid of the mirror pole and gives a better phase margin; 2) it is able to cancel 
out even order distortions. 
The filter designed in the half-micron SOS CMOS process consists of two stages, 
both of which share the same bias circuit. The first stage realizes a closed-loop gain of 25 
V/V and the second stage realizes a closed-loop gain of 4 V/V. By cascading these two 
stages, a second order system with an overall gain of 100 V/V is built. The filters are both 
biased in weak inversion region and a power supply of 1.2 V is used. The filters, 
including the bias circuit, consume a total power of 1.88 µW. In order to obtain a 
reasonable input common mode range, low threshold MOSFETs are used as the input 
pairs in both the OTA and the common mode feedback circuit. The schematic of this 
OTA is shown in Fig. 3.22. Assuming VDS = 5UT  ≈ 125 mV, the input common mode 
voltage is:  
VVVV TPddin ∆−−−= mV250(max) ,                            (3.90) 
VVVV TPssin ∆−−+= mV250(min) .                          (3.91) 
In order to improve Vin(max), |VTP| has to be reduced. 
Table 3.2 summarizes the cutoff frequencies and the gains for both stages and their 
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combination. 
The disadvantage of cascading two first order system  to realize a second order one 
is that the latter has a very drooped response, in wh ch case the old -3dB point becomes a 
-6dB one [41]. Figure 3.23 is the frequency responses of the second order filter and its 
two stages. 
TABLE 3.2, FULLY DIFFERENTIAL FILTER CHARACTERIZATION 
 fL (-3 dB) FU (-3 dB) fL (-6 dB) fU (-6 dB) 
Midband 
Gain 
Stage 1 369 Hz 7.7 KHz ---------- ---------- 27.18 dB 
Stage 2 362 Hz 4.77 KHz ---------- ---------- 11.48 dB 























Figure 3.22, Fully-differential folded-cascode OTA. 
The fully differential filters use the same technique as the single ended ones to 
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achieve the lower cutoff frequency. The bias current IB is also generated by mirroring 
down the reference current in the beta multiplier rference circuit. The second order 
behavior of this filter is favorable for the following sigma-delta ADC because the ADC 
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Figure 3.23, Frequency responses of the fully differential filters. 
3.11 Conclusions 
This chapter discusses the issues associated with subt reshold circuit design and 
characterizes the current biased pseudo-resistor.  
EKV model is used in the analysis of transistors biased in weak inversion in this 
chapter. Transistors biased in weak inversion region have a very high gm/ID value and 
hence are power economic. Transistors in weak inversion region also have very high 
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output resistance and act more like an ideal current source. A single stage OTA biased in 
weak inversion region is able to provide sufficient gain due to the high output resistance of 
the transistors. However, OTAs working in weak inversion region have a very limited 
bandwidth (but enough for neural signal amplification applications) and relatively high 
input referred thermal noise (bad for neural signal amplification applications). It is better 
to increase the bias current for a reasonable inputreferred noise. 
Filters with proposed pseudo-resistor are simulated in two CMOS processes in this 
chapter. The simulation results show that the desired cutoff frequency is achieved with 
such pseudo-resistors. The cutoff frequency is alsotunable over a wide range and not 
sensitive to the output common mode voltage. The proposed structure is compact in size 
and simple in structure, and a distortion less than 1% can be easily achieved if the fully 







LOW POWER SIGMA-DELTA ADC DESIGN 
Today’s state-of-the-art digital circuits are able to perform sophisticated data 
computation and signal processing tasks. However, signals in our real world are analog, 
necessitating analog to digital converters (ADCs) to interface with the digital circuits. 
Neural signals, as a type of real world signal, also need to be digitized before they can be 
processed by any digital circuits. Digitized neural signals can also be modulated by a 
modulation technique called “keying”, such as phase-shift keying (PSK), frequency-shift 
keying (FSK) and amplitude-shift keying (ASK). This chapter discusses a low power 
analog to digital conversion solution for implantable neural signal applications. 
4.1 Review of Nyquist Rate ADC’s and Oversampling ADC’s 
ADCs can be categorized into two groups: Nyquist rate ADCs and oversampling 
ADCs. Nyquist rate ADCs sample the input signals at (in most cases higher than) Nyquist 
rate [42]. Examples of Nyquist rate ADCs are flash ADCs, subranging ADCs, Successive 
approximation ADCs, etc. Oversampling ADCs sample th  input signal at a frequency 
much higher than Nyquist frequency. Normally Nyquist rate ADCs achieve higher 
conversion speed at the expense of resolution. On the contrary, oversampling ADCs 
achieve higher resolutions at the expense of conversion speeds. One desirable advantage 
of oversampling ADCs is that they don’t require a very high order anti-aliasing filter. In
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such cases when high order anti-aliasing filters are not available, oversampling ADCs are 
the choice. One of the oversampling ADCs widely used today is sigma-delta ADCs. 
Besides the advantage of oversampling technique, the additional advantage of sigma-
delta ADCs is that they are tolerant of the imperfections of analog parts. As will be 
discussed in the following sections, with proper topol gies and circuit techniques, the 
effects from the imperfections of the analog parts in a sigma-delta ADC are minimized. 
For implantable neural signal applications, due to the limitation of the chip area and 
power budget, it is hard to include an anti-aliasing filter higher than second order. In such 
a case a sigma-delta ADC is desired, especially when t  supply voltage is low and high 
performance OTAs are hard to design.  
4.2 Modulator Order Selection 
Sigma-delta ADCs achieve signal to noise ratio (SNR) improvement by averaging 
and noise shaping [43]. Due to the area limitation of this project, up to second order 
modulators can be built. The selection of modulator order and oversampling rate can be 
done by comparing the signal to noise ratio of a general ADC and that of a sigma delta 
ADC: 
76.102.6 1 += NSNRgeneral ,                                         (4.1) 
12_1 log3017.576.102.6 KNSNR orderst +−+= ,                    (4.2) 
23_2 log509.1276.102.6 KNSNR ordernd +−+= ,                   (4.3) 
where SNRgeneral is the ideal signal to noise ratio of a general ADC (without oversampling 
and noise shaping), N1 is the projected number of bits, SNR1st_order is the signal to noise 
ratio of a first order sigma delta ADC, N2 is the number of bits of the quantizer in the first 
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order sigma delta ADC, SNR2nd_order is the signal to noise ratio of a second order sigma 
delta ADC, N3 is the number of bits of the quantizer in the second rder sigma delta 
ADC, and K is the oversampling rate. Requiring a 10-bit accura y, i.e. N1 = 10, and 
assuming single bit quantizers are used for both types of modulators, i.e. N2 = N3 = 1, it is 
found that K1 = 95 and K2 = 22. As the bandwidth requirement and hence the power 
consumption of the OTA is determined by the base bandwidth and the oversampling rate, 
a second order sigma-delta ADC consumes less power than a first order one. An 
oversampling rate of 32 is finally used for the second order sigma-delta ADC because 32 
is a multiple of 2. The architectural resolution of the ADC is hence 11 bits. 
4.3 Modulator Design 
With a supply voltage of 1.2 V, and limited power and area budget, it’s difficult to 
use gain enhancement techniques such as gain boosting and two stage OTA to improve 
the gain. What’s more, when the OTA is biased in subthreshold region, matching 
becomes challenging and higher offset voltages are exp cted. Under such circumstances, 
circuit techniques for reducing the effects of OTA imperfections are crucial to the ADC 
performance. 
4.3.1 Reduced Harmonic Distortion CIFB 
Consider the two different topologies in Fig. 4.1, which is a cascade of integrators in 
the feedback form. Fig. 4.1 (a) is an ordinary second rder topology while Fig. 4.1 (b) is a 
low harmonic distortion topology which is discussed by Steensgaard in [44]. In Fig. 4.1 
(a), the output of the first integrator contains a component that represents β2x[n] because 
this component is to be subtracted by β2 [n] to reduce the power in the signal band before 
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the second integrator; however, the component β2x[n] is distorted by the first integrator 
and finally introduces harmonic distortion in the modulator. In order to compensate the 
component β2x[n], an additional signal path α2x[n] is introduced . α2x[n] doesn’t pass the 
first integrator and hence is not distorted. If α2 = β2, α2x[n] balances β2y[n] and gets rid 
off the distorted component β2x[n] at the output of the first integrator. As a result, the 
total harmonic distortion of the modulator is reduced. In order to avoid integrator 
saturation and instability, the following coefficient values are used: α1 = β1 = 0.5, α2 = β2 








































Figure 4.1, Ordinary second order topology (a) and reduced harmonic distortion topology 
(b). 
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4.3.2 Correlated Double Sampling 
Correlated double sampling is a technique to reduce th  effects of OTA 
imperfections, such as offset, 1/f noise and finite gain, on the integrators. This technique 
is used in this project due to the difficulty of designing a well performed OTA at low 
supply voltages. Consider the three different integrator topologies in Fig. 4.2. 
 
Figure 4.2, Integrator comparison: (a) ordinary integrator, (b) integrator with CDS 
technique, (c) integrator with CDS technique and slew-prevention capacitor. 
 
Fig. 4.2 (a) is an ordinary integrator without correlated double sampling technique. 
















zV inout .                                       (4.4) 
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gain =ε  is called gain error which causes integrator leakage when 
some of the charge in C1 is not transferred to C2 due to the finite gain of the OTA. 
However, if an auxiliary capacitor CDS is introduced in the circuit, the finite gain error 
and the offset voltage of the OTA can be compensated [47]. During phase 1, the error 
voltage due to OTA offset, OTA finite gain and 1/f noise is stored in capacitor CDS; 
during phase 2 when the integration is performed, this offset voltage is in series with the 
inverting input of the OTA and hence is cancelled. The value of CDS is not important in 
this case and can be made very small.  
During the intervals between phase 1 and phase 2, both switches (switch 1 and 
switch 2) are opened and the integrator is in an open loop configuration. Slewing problem 
will occur because the feedback loop is broken at this time. The output of the OTA may 
swing towards the supply rails and generates spikes. In order to prevent this problem, 
Matsumoto et al proposed a slew-prevention capacitor CM is introduced as in Fig. 4.2 (c) 
[48]. CM provides a feedback loop for the OTA during the int rvals between phase 1 and 
phase 2 and prevents slewing. The size of CM is also not important and can be made very 
small. 
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4.3.3 Building Block Design 
An important task for designing the OTA is to calculate its unity gain (fu) frequency 
and transconductance (gm). Assuming a settling time of 5τ and a duty cycle of 1/3 of the 
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= .                                                  (4.9) 
The transconductance of the OTA can be calculated as: 





CCC LLLeff ++= .                                        (4.7) 
In order to avoid slewing problem, the tail current has to satisfy the full power bandwidth 
fm: 
LeffFSmtail CVfI π= .                                           (4.8) 
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The clocked comparator used in this project is shown in Fig. 4.3 (a), an RS flip-flop 
consisting of two cross couple NOR gates is introduce  to make sure that the comparator 
is a falling edge comparator. 
Fig. 4.3 (b) is the implementation of the 1-bit DAC, which consists of two inverters 
in a parallel combination. When Vip is logic one and Vim is logic zero, Vo+ = Vref+ and Vo- 








(a) (b)  
Figure 4.3, (a) The clocked comparator (the 1-bit ADC) and (b) The 1-bit DAC used in 
this project. 
4.4 Simulation Results 
The modulator in this project is shown in Fig. 4.4, where C11 = 0.5 C2 and C12 = C13 = 
0.4 C2. For a signal bandwidth of 4.88 KHz and an oversampling rate of 32, the sampling 
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frequency is 312.5 KHz. The modulator was simulated in a 0.5 micron SOS process with 
Cadence Analog Environment, and the simulation results are given in Fig. 4.5. The plots 
on the left are the output waveforms of the 2-stage modulator, showing that the modulator 
is not saturated. The plots on the right are the input (top) and the output (bottom) of the 
modulator. The OTAs and the bias circuit consume a total static power of 15.3 µW. 
4.5 Conclusions 
A digitization system for the neural recording fronte d, which is chosen to be a 
second order sigma-delta modulator, is designed and simulated in this chapter in a 0.5 
micron SOS CMOS process. This modulator consumes a static power of 15.3 µW, which 
is among the lowest in published literatures, as showing in Table 4.1. The table shows 






























































Figure 4.5, Transient simulation results of the second order modulator. 
TABLE 4.1, MODULATOR COMPARISON 
Authors Power and 
Supply 
Voltage 







































S. S. Bazarjani et al. 
[53] 
100 µW 
1 V  
1 M 
4K 



















The filters discussed in Chapter III were fabricated in two CMOS processes: a half-
micron process for the single ended configuration and  half-micron SOS process for the 
fully differential configuration. This section discusses the test results for these chips. 
5.1 Single-Ended Filter Test Results 
5.1.1 Dies for Testing 
OTAs biased in weak inversion region usually have an output resistance of up to 
several hundred mega ohms; however the instruments used for testing usually have an 
input resistance of one mega ohms. The neural filters in this work are designed to drive a 
capacitance less than 10 pF but the parasitic capacit nce of the connection cable and the 
input capacitance of the test instruments add up to more than 100 pF. As a result, on-chip 
buffers have to be introduced between the output of the filters and the input to the 
instruments to increase the driving capability of the chips. Fig. 5.1 is the structure of the 
die for testing filter A mentioned in section 3.9. Dies for testing filters B and C are 
similar to this one. The on-chip buffer is a voltage follower consisting of a unity gain 
configuration OTA biased in strong inversion region. Three transmission gates are used 




Figure 5.1, Die structure for the single ended filter in the half-micron CMOS process. 
Fig. 5.2 (a) is the die photo for the chip and Fig. 5.2 (b) is the die photo for filter A, 
which shows an area of 680 µm × 305 µm. An independent bias circuit for the pseudo-
resistor is also included for the purpose of testing. I  a practical application, the pseudo-
resistor can share the same bias circuit with the OTA, and the area can be reduced.  
5.1.2 Frequency Response of the OTA 
The frequency response of the OTA fabricated in the bulk process was tested with 
an oscilloscope and a function generator, the gain w s calculated by dividing the output 
signal amplitude by the input signal amplitude. Sine wave was used in this test and the 
result is shown in Fig. 5.3. The frequency was varied from 1 Hz to 10 KHz.  
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Figure 5.2, (a) Die photo for the chip and (b) die photo for filter A. 
 
Fig. 5.3 shows the measured open loop gain, the simulated open loop gain and the 
trend line that fits the measurement result. The measured gain is about 5 dB below the 
simulated one, which is due to the error of the simulator. The test result shows that at 500 
Hz where the lower cutoff frequency (and the first pole of the filter) locates, the open 
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loop gain is about 40 dB, which is 23 dB higher that the desired circuit gain (17 dB); 
hence the finite OTA gain doesn’t affect the lower cutoff frequency much. 
5.1.3 Frequency Response of the Filter 
The tested frequency responses for filters A, B and C are shown in Fig. 5.5, Fig. 5.6 
and Fig. 5.7, with the test setup shown in Fig. 5.4The simulation results are also given in 
the same figure for comparison. The measurements were done with an Agilent 89441A 
vector signal analyzer, and the power supply was ±2.5 V. The midband gains for filters 
A, B and C are 19.5 dB, 19.12 dB and 29.4 dB respectively. It is found that the measured 
frequency responses for filter A and B fit the simulation results very well, however, the 
measured frequency response for filter C shifts to higher frequencies. This can be 
explained by looking into the bias current for the OTAs. Higher cutoff frequencies are 
due to higher bias currents. By measuring the resistance in the beta-multiplier circuit, it is 
found that the resistance is 20% lower than the laid out value, which causes an increase in 
the bias current, and leads to the increase in the cutoff frequencies. The simulation results 
also verify the fact that the current biased pseudo-resistor is able to set an accurate cutoff 
frequency given that the bias current is accurate. Th  accuracy of the bias current is most 
affected by the resistance in the beta-multiplier reference circuit. 
5.1.4 Tunability Test 
The change of frequency responses with bias current IB for filter B is shown in Fig. 
5.9. The bias currents for the pseudo-resistor were generated by a HP 4155A 
semiconductor parameter analyzer and then they werescal d down by a 64:1 on chip 
current mirror to give IB, as in Fig. 5.8. The test result verifies the tenability of the filter. 
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As the bias current decreases, the cutoff frequency shifts to lower end, this is consistent 





















Measured Result Simulation Result Log. (Measured Result)  
Figure 5.3, Frequency response of the OTA. 
5.1.5 Input Common Mode Voltage Sensitivity 
Fig. 5.11 is the measured frequency responses for filter B at different common mode 
voltages VCM. The common mode voltages for this measurement were g nerated by a HP 
4155A semiconductor parameter analyzer, as shown in Fig. 5.10. ±800 mV were used in 
the testing, and this should be much larger than the offset voltage due to transistor 
mismatches. The input common mode voltages actually set the output common mode 
voltages. The test results show that the lower cutoff frequency is not affected by the input 
common mode voltage, which in turn verify that the value of the pseudo-resistor is not 
affected by the output common mode voltage as a voltage biased pseudo-resistor does. 
This characteristic is very useful for fully implant ble applications. 
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5.1.6 Noise Test 
The output noise and input-referred noise for filter A and filter C are showing in Fig. 
5.13 and 5.14. The input-referred noise spectrum density is obtained by dividing the 
output noise by the gain of the filter at the corresponding frequencies. The shapes of the 
measured noise spectrum densities are similar to the simulated ones. By integrating the 
input-referred noise spectrum densities from 175 Hz to 10 KHz, the input-referred noise 
for filter A and filter C is found to be 67.7 µV rms and 24.1 µV rms respectively. Filter A 
may not be very practical for extracellular action potential spike detection because these 
spikes usually have an amplitude range from 100 µV to 500 µV. Filter C is a more 
practical choice due to its lower input-referred noise, but it consumes higher power and 
larger chip area. The noise contribution by the on-chip buffer is ignorable due to the gain 
of the pre-amplifier filter stage. 
Neural filter A has been used to amplified the neural signal from the auditory cortex 
of an awake rat, as described in [54]. The biomedical test result verifies the performance 
of the filter which suppresses the low frequency comp nents and emphasizes the EAP 
spikes.  
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Figure 5.14, Measured noise spectrum densities for filter C. 
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5.2 Fully-Differential Filter Test Results 
5.2.1 Dies for Testing 
The fully-differential filters were fabricated in a half micron SOS process. Due to 
the limited area assigned for the fully differential filters, it is not possible to lay out 
metal-metal capacitors and MOS capacitors are used instead. Fig. 5.15 shows the 
structure of the filter and the experimental setup for die testing. MOS capacitors used in 
the filters are also explicitly shown. Each MOS capacitor consists of three MOSFETs 
with their gates connected together. Two of them are zero threshold NMOSFETs (IN) 
placed back to back to form the capacitor. The regular PMOS (RP), whose gate is also 
tied to the gates of the zero threshold NMOSFETs, is small and acts as a switch for 
charge injection. The injected charge establishes a bias voltage at the gates of the NMOS 
in order to form gate oxide capacitance. 
Fig. 5.16 is the die photos of the filters, which includes the bias circuits, two filters 
with different gains (25 V/V for the first stage and 4 V/V for the second stage) and the 
corresponding open-loop OTAs for either stage. 
5.2.2 OTA Test Results 
Fig. 5.17 is the experimental test setup for testing the OTA. Since the OTA biased in 
weak inversion region is not able to drive the input resistance and input capacitance of 
the test instruments, two low threshold PMOS source followers are included as the on-
chip buffers. The bias currents for the buffers were generated by a HP4155A 
semiconductor parameter analyzer. One of the inputs of the OTA was connected to a 600 
mV common mode voltage and the other input was swept from 300 mV to 900 mV. The 
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change of the output voltages for both Vout+ and Vout- were recorded in Fig. 5.18 for the 
first stage OTA which was biased at 186 nA. The supply voltage for the OTA was 1.2 V. 
And the on-chip MOS load capacitance is about 1.5 pF. The test results show that the 
offset voltage is about 4 mV. 
5.2.3 Filter Test Results 
The frequency responses for the first stage filter are shown in Fig. 5.19 before 
charge injection. The simulation result is also shown in the same figure for comparison. 
Charge injection was performed but no injection current was observed indicating a failure 
of injection. The lower cutoff frequency shifts to a high frequency because the 
capacitance of the MOS capacitors is smaller without a bias voltage. The pads for charge 
injection were left floating in the test and the frquency responses were recorded with an 
Agilent 89441A vector signal analyzer. 
 
Figure 5.15, Filter structure and test setup. 
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Figure 5.16, Die photo for the fully differential filters fabricated in the half micron SOS 
process. 
 




























100 1000 10000 100000






Vout + Vout - Si mul at i on  




A tunable low power fully integrated filter for neural signal recording applications 
and a low power sigma-delta ADC modulator were designed in this work. The filter with 
proposed current biased pseudo-resistors was fabricated in two difference CMOS 
processes, and the sigma-delta ADC modulator was simulated in a half micron SOS 
CMOS process. 
The neural signal filter uses a novel current biased pseudo-resistor to set the cutoff 
frequency. With the proposed pseudo-resistor, the cutoff frequency is more predictable, 
tunable over a wide range and not sensitive to the output common mode voltage. 
Compared to gm-C method, filters with the proposed pseudo-resistor are more compact 
in size and suitable for low power implantable applications. 
The sigma-delta ADC modulator works at an over sampling rate of 32. It utilizes 
techniques such as reduced distortion topology, correlated double sampling to reduce the 
drawback coming from OTA imperfection. The OTA’s are biased in moderate inversion 
region and the power consumption of the modulator is approximately 15.3 µW, which is 
among the lowest reported by published literatures. The sigma-delta ADC discussed in 
this work is suitable for low power implantable RFID application due to its low power 
characteristics. 
The fully differential filters described in section 3.10 can be integrated with the 
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sigma-delta ADC modulator described in Chapter IV to make an amplification and 
digitization front end for implantable neural signal recording systems, and shown in Fig. 
6.1. The cascaded filters can work as both the amplification front end of the system and 
the anti-alias filter for the ADC. However the integration work has not been done in this 
dissertation yet. 
 
Figure 6.1, System diagram of the amplification anddigitization front end. 
One of the problems associated with the filters biased in subthreshold region is the 
input referred noise. According to the simulation results in Chapter III and the 
measurement results in Chapter V, the filter with a bias current of 60 nA and a closed 
loop gain of 10 V/V has a simulated input referred noise of 47.52 µVrms and a measured 
input referred noise of 67.7 µVrms; however, the filter with a bias current of 187 nA and 
a closed loop gain of 35 V/V has a simulated input referred noise of 21.58 µVrms and a 
measured input referred noise of 24.1 µVrms. The former one is not very practical for 
EAP neural signal spike recording applications because these spikes have amplitudes 
ranging from 100 µV to 500 µV. In order to lower the input referred noise, the bias 
current and hence the power and area have to be increased. 
Future work would include the integration of the filter and the sigma-delta ADC on a 
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